Hardware - Design Verification Engineer
About FuriosaAI
FuriosaAI builds high-performance, high-efficiency AI compute for the Inference Era. Founded in 2017 by veteran semiconductor and AI algorithm engineers, Furiosa operates globally with offices in Korea and Silicon Valley, along with a compiler-focused R&D lab in Lisbon.
Our vision is to make AI computing sustainable, enabling access to powerful AI for everyone on Earth. We solve the AI hardware energy and operational cost crisis at the architectural level, rather than through brute force, building the world's first truly AI-native compute platform to unlock the full potential of artificial intelligence for every enterprise.
Responsibilities
-
Define and implement block/IP/SoC verification plans, build verification test benches to enable block/IP/sub-system/SoC level verification
-
Develop functional tests based on verification test plan
-
Drive Design Verification to closure based on defined verification metrics on test plan, functional and code coverage
-
Debug, root-cause and resolve functional failures in the design, partnering with the Design team
-
Collaborate with cross-functional teams like Design, Model, Emulation and Silicon validation teams towards ensuring the highest design quality
Minimum Qualifications
-
Bachelor's degree in Electrical Engineering, Computer Science or other technically related fields
-
3+ years experience in block/IP/sub-system and/or SoC level verification based on SystemVerilog/UVM based methodologies
-
Experience in EDA tools and scripting (Python, TCL, Perl, Shell) used to build tools and flows for verification environments
-
Experience in architecting and implementing Design Verification infrastructure and executing the full verification cycle
Preferred Qualifications
-
Master’s degree in Electrical Engineering, Computer Science or other technically related fields.
-
Experience in development of UVM based verification environments from scratch
-
Experience with IP or integration verification of high-speed interfaces like PCIe, UCIe, DDR
-
Experience with verification of ARM/RISC-V based sub-systems or SoCs
-
Experience with Chisel is a plus
-
Strong Python programming skills
-
Good communication skills